FIG.1




FIG.2





FIG.3








FIG.6





FIG.7






FIG.9




FIG.10




FIG.11




FIG.12





FIG.13



Matter No.: 14225-045001 Applicant(s): Toshimichi Naruse et al. HYBRID INTEGRATED CIRCUIT DEVICE

FIG.14




FIG.15




FIG.16




FIG.17




FIG.18







FIG.19







Applicant(s): Toshimichi Naruse et al.
HYBRID INTEGRATED CIRCUIT DEVICE

FIG.21




FIG.22

